## 2A, 18V, 340kHz Synchronous Step-Down Converter

### **General Description**

The RT7248 is a high efficiency, monolithic synchronous step-down DC/DC converter that can deliver up to 2A output current from a 4.5V to 18V input supply. The RT7248's current mode architecture and external compensation allow the transient response to be optimized over a wide input range and loads. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start up. The RT7248 also provides under voltage protection and thermal shutdown protection. The low current (<  $3\mu$ A) shutdown mode provides output disconnection, enabling easy power management in battery-powered systems. The RT7248 is available in SOP-8 (Exposed Pad) package.

## **Marking Information**

RT7248x GSPYMDNN RT7248xGSP : Product Number x : H or N YMDNN : Date Code


### Features

- ±1.5% High Accuracy Feedback Voltage
- Input Voltage Range : 4.5V to 18V
- 2A Output Current
- Integrated N-MOSFETs
- Current Mode Control
- 340kHz Fixed Frequency Operation
- Output Adjustable Voltage Range : 0.923V to 15V
- Efficiency Up to 95%
- Programmable Soft-Start
- Stable with Low ESR Ceramic Output Capacitors
- Cycle-by Cycle Over Current Protection
- Input Under Voltage Lockout
- Output Under Voltage Protection
- Thermal Shutdown Protection
- RoHS Compliant and Halogen Free

## Applications

- Wireless AP/Router
- Set-Top-Box
- Industrial and Commercial Low Power Systems
- LCD Monitors and TVs
- Green Electronics/Appliances
- Point of Load Regulation of High-Performance DSPs

### **Simplified Application Circuit**





## **Ordering Information**


RT7248 Package Type SP : SOP-8 (Exposed Pad-Option 2) Lead Plating System G : Green (Halogen Free and Pb Free) H : UVP Hiccup N : UVP Disabled

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

## **Pin Configurations**




SOP-8 (Exposed Pad)

Pin No.	Pin Name	Pin Function
1	BOOT	Bootstrap for High Side Gate Driver. Connect a 100nF or greater ceramic capacitor from BOOT to SW pins.
2	VIN	Input Supply Voltage, 4.5V to 18V. Must bypass with a suitable large ceramic capacitor.
3	SW	Phase Node. Connect this pin to external L-C filter.
4, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
5	FB	Feedback Input Pin. This pin is connected to the converter output. It is used to set the output of the converter to regulate to the desired value via an external resistive voltage divider. For an adjustable output, an external resistive voltage divider is connected to this pin.
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND. In some cases, an additional capacitor from COMP to GND is required.
7	EN	Enable Input pin. A logic high enables the converter; a logic low forces the IC into shutdown mode reducing the supply current to less than $3\mu$ A. Attach this pin to VIN with a $100 k\Omega$ pull up resistor for automatic startup.
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A $0.1\mu$ F capacitor sets the soft-start period to 15.5ms.

### **Functional Pin Description**

### **Function Block Diagram**



## Operation

### **Shutdown Comparator**

Activate internal regulator once EN input level is larger than the target level. Force IC to enter shutdown mode when the EN input level is lower than 0.4V.

### Internal Regulator

Provide internal power for logic control and switch gate drivers.

### Lockout Comparator

Activate the Current Comparator, release lock-out logic, and enable the switches as EN input level is larger than lockout voltage. Otherwise, the switches still locks out.

### Oscillator

The oscillator provides internal clock and controls the converter's switching frequency.

### **Foldback Control**

Dynamically adjust the internal clock. It provides a slower frequency as a lower FB voltage.

### **UV Comparator**

As FB voltage is lower than the UV voltage, it will activate a UV protect scheme.

### **Error Amp**

The output voltage COMP of the error amplifier is adjusted comparing FB signal with the internal reference voltage and SS signal.

### **Current Sense Amplifier**

R<sub>SENSE</sub> detects the peak current of the high-side switch. This signal is amplified by the Current Sense Amplifier and added with a Slope Compensation. Then, it controls the switches by comparing this signal with the COMP voltage.



## Absolute Maximum Ratings (Note 1)

Supply Voltage, VIN	–0.3V to 20V
Input Voltage, SW	–0.3V to (V <sub>IN</sub> + 0.3V)
• V <sub>BOOT</sub> – V <sub>SW</sub>	–0.3V to 6V
Other Pins Voltages	–0.3V to 20V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
SOP-8 (Exposed Pad)	1.333W
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), $\theta_{JA}$	75°C
SOP-8 (Exposed Pad), $\theta_{JC}$	15°C
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

## Recommended Operating Conditions (Note 4)

Supply Voltage, VIN	<ul> <li>4.5V to 18V</li> </ul>
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	$-40^{\circ}$ C to $85^{\circ}$ C

## **Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Shutdown Supply Current		$V_{EN} = 0V$		0.5	3	μΑ
Supply Current	I <sub>CC</sub>	V <sub>EN</sub> = 3 V, V <sub>FB</sub> = 1V		0.8	1.2	mA
Feedback Voltage	V <sub>FB</sub>	$4.5V \le V_{IN} \le 23V$	0.909	0.923	0.937	V
Error Amplifier Transconductance	G <sub>EA</sub>	$\Delta I_{C} = \pm 10 \mu A$		940		μA/V
High Side Switch-On Resistance	R <sub>DS(ON)1</sub>			150		mΩ
Low Side Switch-On Resistance	R <sub>DS(ON)2</sub>			130		mΩ
High Side Switch Leakage Current		$V_{EN} = 0V, V_{SW} = 0V$		0	10	μA
Upper Switch Current Limit		Min.Duty Cycle, $V_{BOOT-SW} = 4.8V$		4		А
COMP to Current Sense Transconductance	G <sub>CS</sub>			3.7		A/V
Oscillator Frequency	fosc1		300	340	380	kHz
Short Circuit Oscillation Frequency	f <sub>OSC2</sub>	$V_{FB} = 0V$		100		kHz
Maximum Duty Cycle	D <sub>MAX</sub>	$V_{FB} = 0.7V$		93	-	%
Minimum On-Time	t <sub>ON</sub>			100		ns

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
EN Input Threshold	Logic High	VIH		2.7		18	- V	
Voltage	Logic Low	VIL				0.4	v	
Input Under Voltage Lockout Threshold		V <sub>UVLO</sub>	V <sub>IN</sub> Rising	3.8	4.2	4.5	V	
Input Under Voltage Lockout Hysteresis		$\Delta V_{UVLO}$			320		mV	
Soft-Start Current		I <sub>SS</sub>	$V_{SS} = 0V$		6		μA	
Soft-Start Period		t <sub>SS</sub>	$C_{SS} = 0.1 \mu F$		15.5		ms	
Thermal Shutdown		T <sub>SD</sub>			150		°C	

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions..

Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}$ C on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.



## **Typical Application Circuit**







Table 1. Recommended	<b>Component Selection</b>
----------------------	----------------------------

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	R <sub>C</sub> (kΩ)	C <sub>C</sub> (nF)	L (μΗ)	С <sub>ОUT</sub> (μF)
8	76.8	10	27	3.3	22	22 x 2
5	45.3	10	20	3.3	15	22 x 2
3.3	26.1	10	13	3.3	10	22 x 2
2.5	16.9	10	9.1	3.3	6.8	22 x 2
1.8	9.53	10	5.6	3.3	4.7	22 x 2
1.2	3	10	3.6	3.3	3.6	22 x 2

## **Typical Operating Characteristics**









Output Voltage vs. Input Voltage 3.330 3.320 Output Voltage (V) 3.310 3.300 3.290 3.280  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 1A$ 3.270 8 10 6 12 14 16 18 4 Input Voltage (V)

Output Voltage vs. Output Current




Switching Frequency vs. Temperature




Copyright ©2012 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## **RT7248**

RICHTEK









### **Application Information**

### **Output Voltage Setting**

The resistive divider allows the FB pin to sense the output voltage as shown in Figure 1.




Figure 1. Output Voltage Setting

The output voltage is set by an external resistive voltage divider according to the following equation :

 $V_{OUT} = V_{REF} \left( 1 + \frac{R1}{R2} \right)$ 

Where  $V_{REF}$  is the reference voltage (0.923V typ.).

### **External Bootstrap Diode**

Connect a 100nF low ESR ceramic capacitor between the BOOT pin and SW pin. This capacitor provides the gate driver voltage for the high side MOSFET.

It is recommended to add an external bootstrap diode between an external 5V and BOOT pin for efficiency improvement when input voltage is lower than 5.5V or duty ratio is higher than 65% .The bootstrap diode can be a low cost one such as IN4148 or BAT54. The external 5V can be a 5V fixed input from system or a 5V output of the RT7248. Note that the external boot voltage must be lower than 5.5V




Figure 2. External Bootstrap Diode

#### Soft-Start

The RT7248 provides soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. The soft-start timing can be programmed by the external capacitor between SS-and GND. An internal current source I<sub>SS</sub> (6 $\mu$ A) charges an external capacitor to build a soft-start ramp voltage. The V<sub>FB</sub> voltage will track the internal ramp voltage during soft-start interval. The typical soft start time is calculated as follows :

Soft-Start time  $t_{SS} = \frac{0.923 \times C_{SS}}{I_{SS}}$ , if  $C_{SS}$  capacitor is  $0.1\mu$ F, then soft-start time =  $\frac{0.923 \times 0.1\mu}{6\mu} \approx 15.5$ ms

### **Chip Enable Operation**

The EN pin is the chip enable input. Pulling the EN pin low (<0.4V) will shut down the device. During shutdown mode, the RT7248 quiescent current drops to lower than  $3\mu$ A. Driving the EN pin high (>2.5V, <18V) will turn on the device again. For external timing control, the EN pin can also be externally pulled high by adding a R<sub>EN</sub> resistor and C<sub>EN</sub> capacitor from the VIN pin (see Figure 3).




Figure 3. Enable Timing Control

An external MOSFET can be added to implement digital control on the EN pin when no system voltage above 2.5V is available, as shown in Figure 4. In this case, a  $100k\Omega$  pull-up resistor, R<sub>EN</sub>, is connected between V<sub>IN</sub> and the EN pin. MOSFET Q1 will be under logic control to pull down the EN pin.





Figure 4. Digital Enable Control Circuit

Copyright ©2012 Richtek Technology Corporation. All rights reserved.	<b>RICHTEK</b> is a registered trademark of Richtek Technology Corporation.	
www.richtek.com	DS7248-01 September	2012

### **Under Voltage Protection**

### **Hiccup Mode**


For the RT7248H, it provides Hiccup Mode Under Voltage Protection (UVP). When the  $V_{FB}$  voltage drops below 0.4V, the UVP function will be triggered to shut down switching operation. If the UVP condition remains for a period, the RT7248H will retry automatically. When the UVP condition is removed, the converter will resume operation. The UVP is disabled during soft-start period.



#### Figure 5. Hiccup Mode Under Voltage Protection

### **Clamp Mode**

For the RT7248N, it provides inductor current clamp mode.



### **Over Temperature Protection**

The RT7248 features an Over Temperature Protection (OTP) circuitry to prevent from overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 20°C, the converter will resume operation. To maintain continuous operation, the maximum junction temperature should be lower than 125°C.

### **Inductor Selection**

The inductor value and operating frequency determine the ripple current according to a specific input and output voltage. The ripple current  $\Delta I_L$  increases with higher  $V_{IN}$  and decreases with higher inductance.

ΔIL	=[	Vout f×L	×	[1–	Vout Vin	
	L	I×L _		L	VIN _	

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can achieve the highest efficiency operation. However, it requires a large inductor to achieve this goal.

For the ripple current selection, the value of  $\Delta I_L = 0.24(I_{MAX})$  will be a reasonable starting point. The largest ripple current occurs at the highest V<sub>IN</sub>. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation :

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right]$$

The inductor's current rating (caused a 40°C temperature rising from 25°C ambient) should be greater than the maximum load current and its saturation current should be greater than the short circuit peak current limit. Please see Table 2 for the inductor selection reference.

 Table 2. Suggested Inductors for Typical

 Application Circuit

Component Supplier	Series	Dimensions (mm)	
TDK	VLF10045	10 x 9.7 x 4.5	
TDK	SLF12565	12.5 x 12.5 x 6.5	
TAIYO YUDEN	NR8040	8 x 8 x 4	

### $\textbf{C}_{\text{IN}}$ and $\textbf{C}_{\text{OUT}}$ Selection

The input capacitance,  $C_{IN}$ , is needed to filter the trapezoidal current at the source of the high side MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The approximate RMS current equation is given :

$$I_{RMS} = I_{OUT}(MAX) \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}$  / 2. This simple worst case condition is commonly used for design because even significant deviations do not offer much relief.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

For the input capacitor, two  $10\mu$ F low ESR ceramic capacitors are suggested. For the suggested capacitor, please refer to Table 3 for more details.

The selection of  $C_{OUT}$  is determined by the required ESR to minimize voltage ripple.

Moreover, the amount of bulk capacitance is also a key for  $C_{OUT}$  selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section.

The output ripple,  $\Delta V_{\text{OUT}}$  , is determined by :

 $\Delta V_{OUT} \leq \Delta I_L \Bigg[ \text{ESR} + \frac{1}{8 f C_{OUT}} \Bigg]$ 

The output ripple will be the highest at the maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement. Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V<sub>IN</sub>. At best, this ringing can couple to the output and be mistaken as loop

instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{\rm IN}$  large enough to damage the part.

### **Thermal Considerations**

For continuous operation, do not exceed the maximum operation junction temperature 125°C. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right) / \, \theta_{\mathsf{JA}}$ 

Where  $T_{J(MAX)}$  is the maximum operation junction temperature,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating conditions specification, the maximum junction temperature is 125°C. The junction to ambient thermal resistance  $\theta_{JA}$  is layout dependent. For SOP-8 (Exposed Pad) package, the thermal resistance  $\theta_{JA}$  is 75°C/W on the standard JEDEC 51-7 four-layers thermal test board. The maximum power dissipation at  $T_A = 25$ °C can be calculated by following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (75^{\circ}C/W) = 1.333W$ (min.copper area PCB layout)

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (49^{\circ}C/W) = 2.04W$ (70mm<sup>2</sup>copper area PCB layout)

The thermal resistance  $\theta_{JA}$  of SOP-8 (Exposed Pad) is determined by the package architecture design and the PCB layout design. However, the package architecture design has been designed. If possible, it's useful to increase thermal performance by the PCB layout copper design. The thermal resistance  $\theta_{JA}$  can be decreased by adding copper area under the exposed pad of SOP-8 (Exposed Pad) package.

As shown in Figure 7, the amount of copper area to which the SOP-8 (Exposed Pad) is mounted affects thermal performance. When mounted to the standard SOP-8 (Exposed Pad) pad (Figure 7.a),  $\theta_{JA}$  is 75°C/W. Adding copper area of pad under the SOP-8 (Exposed Pad) (Figure 7.b) reduces the  $\theta_{JA}$  to 64°C/W. Even further,

Copyright ©2012 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

## **RT7248**

increasing the copper area of pad to 70mm<sup>2</sup> (Figure 7.e) reduces the  $\theta_{JA}$  to 49°C/W.

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . The Figure 8 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power dissipation allowed.






Figure 8. Derating Curve of Maximum Power Dissipation




(a) Copper Area = (2.3 x 2.3) mm<sup>2</sup>,  $\theta_{JA} = 75^{\circ}C/W$ 




(b) Copper Area =  $10 \text{mm}^2$ ,  $\theta_{\text{JA}} = 64^{\circ}\text{C/W}$ 



(c) Copper Area =  $30 \text{mm}^2$ ,  $\theta_{\text{JA}} = 54^{\circ}\text{C/W}$ 





(e) Copper Area =  $70 \text{ mm}^2$ ,  $\theta_{\text{JA}} = 49^{\circ} \text{C/W}$ 

Figure 7. Themal Resistance vs. Copper Area Layout Design

## **RT7248**




### Layout Consideration

Follow the PCB layout guidelines for optimal performance of the RT7248.

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (VIN and GND).
- SW node is with high frequency voltage swing and should be kept at small area. Keep analog components

away from the SW node to prevent stray capacitive noise pick-up.

- Connect feedback network behind the output capacitors.
   Keep the loop area small. Place the feedback components near the RT7248.
- An example of PCB layout guide is shown in Figure 9 for reference.



SW node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the SW node to prevent stray capacitive noise pick-up


### Figure 9. PCB Layout Guide

Location	Component Supplier	Part No.	Capacitance (µF)	Case Size
CIN	MURATA	GRM31CR61E106K	10	1206
CIN	TDK	C3225X5R1E106K	10	1206
CIN	TAIYO YUDEN	TMK316BJ106ML	10	1206
Cout	MURATA	GRM31CR60J476M	47	1206
Cout	ТДК	C3225X5R0J476M	47	1210
Cout	MURATA	GRM32ER71C226M	22	1210
Cout	TDK	C3225X5R1C22M	22	1210

#### Table 3. Suggested Capacitors for CIN and COUT



## **Outline Dimension**



Symbol		Dimensions In Millimeters		<b>Dimensions In Inches</b>	
		Min	Max	Min	Max
А		4.801	5.004	0.189	0.197
В		3.810	4.000	0.150	0.157
С		1.346	1.753	0.053	0.069
D		0.330	0.510	0.013	0.020
F		1.194	1.346	0.047	0.053
Н		0.170	0.254	0.007	0.010
I		0.000	0.152	0.000	0.006
J		5.791	6.200	0.228	0.244
М		0.406	1.270	0.016	0.050
Option 1	Х	2.000	2.300	0.079	0.091
	Y	2.000	2.300	0.079	0.091
Option 2	Х	2.100	2.500	0.083	0.098
	Y	3.000	3.500	0.118	0.138

### 8-Lead SOP (Exposed Pad) Plastic Package

### **Richtek Technology Corporation**

5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.